DESIGN ENGINEER

As a design engineer on our Design team, you will have the opportunity to work with one of our product divisions to develop our next generation of best-in-class silicon products. Opportunities exist in the areas of circuits, high-level logic, and mixed-signal devices.

Circuit Designer: As a circuit-level designer, you may have the opportunity to participate in any of the following: Specification, Design, Schematic Capture, and Layout of CMOS circuits, simulation with Spice and behavioral mixed-signal simulators, development of analog and mixed-signal IP chip development with industry-leading CAD tools

Logic Designer: As a logic designer you may have the opportunity to participate in any of the following: design of high-level logic functions using Verilog, use of Design Compiler to implement those functions, solving timing, power, and speed issues with industry-leading CAD tools.

Mixed-Signal Designer: As part of the Mixed-Signal Development and Verification team, you will learn mixed-signal verification flow and contribute to the development of Cypress’ leading-edge mixed signal products. And, as part of the Design Team, you will contribute to and be responsible for implementation and verification of key DFT logic modules. You will also contribute in various tasks spanning the entire design process.

Save Category as RSS Feed
Title Location Date Sort descending
Reset
Mask Design Engr Staff
Mask Design Engr Staff Bangalore, KA, IN Apr 26, 2018
Bangalore, KA, IN Apr 26, 2018
Staff Elect Design Engr (Physical Design)
Staff Elect Design Engr (Physical Design) Bangalore, KA, IN Apr 25, 2018
Bangalore, KA, IN Apr 25, 2018
Sr Elect Design Engr
Sr Elect Design Engr Shanghai, 31, CN Apr 25, 2018
Shanghai, 31, CN Apr 25, 2018
Lab Manager/Principal Engineer
Lab Manager/Principal Engineer San Jose, CA, US Apr 25, 2018
San Jose, CA, US Apr 25, 2018
Staff Elect Design Engr
Staff Elect Design Engr Shanghai, 31, CN Apr 25, 2018
Shanghai, 31, CN Apr 25, 2018
Sr Staff Systems Engr
Sr Staff Systems Engr Hsinchui, HSQ, TW Apr 25, 2018
Hsinchui, HSQ, TW Apr 25, 2018
Sr Staff CAD Engineer
Sr Staff CAD Engineer Musashikosugi, 14, JP Apr 25, 2018
Musashikosugi, 14, JP Apr 25, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Cork, C, IE Apr 25, 2018
Cork, C, IE Apr 25, 2018
Prin Elect Design Engr ( Physical Design)
Prin Elect Design Engr ( Physical Design) Bangalore, KA, IN Apr 25, 2018
Bangalore, KA, IN Apr 25, 2018
Sr Prin Applications Engr
Sr Prin Applications Engr Ylamlly, IS, FI Apr 24, 2018
Ylamlly, IS, FI Apr 24, 2018
Sr System Validation Engr
Sr System Validation Engr San Jose, CA, US Apr 23, 2018
San Jose, CA, US Apr 23, 2018
Staff System Validation Engr
Staff System Validation Engr San Jose, CA, US Apr 23, 2018
San Jose, CA, US Apr 23, 2018
Co-op Bachelors 1
Co-op Bachelors 1 Lexington, KY, US Apr 21, 2018
Lexington, KY, US Apr 21, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Apr 20, 2018
Shanghai, 31, CN Apr 20, 2018
Prin Systems Engr
Prin Systems Engr Taipei, TPE, TW Apr 20, 2018
Taipei, TPE, TW Apr 20, 2018
Sr CAD Engr (Backend, STA, Physical Design, Floorplan) Bangalore, KA, IN Apr 20, 2018
Sr MTS Architect
Sr MTS Architect San Jose, CA, US Apr 20, 2018
San Jose, CA, US Apr 20, 2018
Physical Design Engineer - New College Graduate Austin, TX, US Apr 19, 2018
Elect Design Engr
Elect Design Engr Dublin, D, IE Apr 18, 2018
Dublin, D, IE Apr 18, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Apr 17, 2018
Shanghai, 31, CN Apr 17, 2018
Co-op Bachelors
Co-op Bachelors Langen, HE, DE Apr 17, 2018
Langen, HE, DE Apr 17, 2018
Staff Elect Design Engr (Mixed Signal Verification / AMS / Verilog-AMS / Verilog-D) Bangalore, KA, IN Apr 17, 2018
Prin Elect Design Engr
Prin Elect Design Engr San Jose, CA, US Apr 16, 2018
San Jose, CA, US Apr 16, 2018
Sr Prin Elect Design Engr
Sr Prin Elect Design Engr San Jose, CA, US Apr 16, 2018
San Jose, CA, US Apr 16, 2018
Prin Elect Design Engr
Prin Elect Design Engr San Jose, CA, US Apr 16, 2018
San Jose, CA, US Apr 16, 2018