DESIGN ENGINEER

As a design engineer on our Design team, you will have the opportunity to work with one of our product divisions to develop our next generation of best-in-class silicon products. Opportunities exist in the areas of circuits, high-level logic, and mixed-signal devices.

Circuit Designer: As a circuit-level designer, you may have the opportunity to participate in any of the following: Specification, Design, Schematic Capture, and Layout of CMOS circuits, simulation with Spice and behavioral mixed-signal simulators, development of analog and mixed-signal IP chip development with industry-leading CAD tools

Logic Designer: As a logic designer you may have the opportunity to participate in any of the following: design of high-level logic functions using Verilog, use of Design Compiler to implement those functions, solving timing, power, and speed issues with industry-leading CAD tools.

Mixed-Signal Designer: As part of the Mixed-Signal Development and Verification team, you will learn mixed-signal verification flow and contribute to the development of Cypress’ leading-edge mixed signal products. And, as part of the Design Team, you will contribute to and be responsible for implementation and verification of key DFT logic modules. You will also contribute in various tasks spanning the entire design process.

Save Category as RSS Feed
Title Location Date Sort descending
Reset
Staff Elect Design Engr
Staff Elect Design Engr Shanghai, 31, CN Jun 22, 2018
Shanghai, 31, CN Jun 22, 2018
Staff Elect Design Engr (Physical Design)
Staff Elect Design Engr (Physical Design) Bangalore, KA, IN Jun 22, 2018
Bangalore, KA, IN Jun 22, 2018
Sr Staff CAD Engineer
Sr Staff CAD Engineer Musashikosugi, 14, JP Jun 22, 2018
Musashikosugi, 14, JP Jun 22, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Cork, C, IE Jun 22, 2018
Cork, C, IE Jun 22, 2018
Sr Staff Systems Engr
Sr Staff Systems Engr Hsinchui, HSQ, TW Jun 22, 2018
Hsinchui, HSQ, TW Jun 22, 2018
Sr Prin Applications Engr
Sr Prin Applications Engr Ylamlly, IS, FI Jun 21, 2018
Ylamlly, IS, FI Jun 21, 2018
CAD Engr
CAD Engr Bangalore, KA, IN Jun 21, 2018
Bangalore, KA, IN Jun 21, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Lynnwood, WA, US Jun 21, 2018
Lynnwood, WA, US Jun 21, 2018
Staff Elect Design Engr (RTL, ASIC, Front End)
Staff Elect Design Engr (RTL, ASIC, Front End) Bangalore, KA, IN Jun 20, 2018
Bangalore, KA, IN Jun 20, 2018
Prin Elect Design Engr
Prin Elect Design Engr Bangalore, KA, IN Jun 20, 2018
Bangalore, KA, IN Jun 20, 2018
Sr System Validation Engr
Sr System Validation Engr San Jose, CA, US Jun 20, 2018
San Jose, CA, US Jun 20, 2018
Staff System Validation Engr
Staff System Validation Engr San Jose, CA, US Jun 20, 2018
San Jose, CA, US Jun 20, 2018
Sr Staff Elect Design Engr (STA, Synthesis)
Sr Staff Elect Design Engr (STA, Synthesis) Bangalore, KA, IN Jun 20, 2018
Bangalore, KA, IN Jun 20, 2018
Staff Elect Design Engr
Staff Elect Design Engr Bangalore, KA, IN Jun 20, 2018
Bangalore, KA, IN Jun 20, 2018
Staff Elect Design Engr 1
Staff Elect Design Engr 1 Bangalore, KA, IN Jun 20, 2018
Bangalore, KA, IN Jun 20, 2018
Staff Elect Design Engr
Staff Elect Design Engr Bangalore, KA, IN Jun 19, 2018
Bangalore, KA, IN Jun 19, 2018
Sr Tech Dev Engr
Sr Tech Dev Engr San Jose, CA, US Jun 18, 2018
San Jose, CA, US Jun 18, 2018
Prin CAD Engr
Prin CAD Engr Bangalore, KA, IN Jun 17, 2018
Bangalore, KA, IN Jun 17, 2018
Elect Design Engr
Elect Design Engr Cork, C, IE Jun 17, 2018
Cork, C, IE Jun 17, 2018
Elect Design Engr
Elect Design Engr Cork, C, IE Jun 17, 2018
Cork, C, IE Jun 17, 2018
Prin Systems Engr
Prin Systems Engr Taipei, TPE, TW Jun 17, 2018
Taipei, TPE, TW Jun 17, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Jun 17, 2018
Shanghai, 31, CN Jun 17, 2018
Physical Design Engineer - New College Graduate Austin, TX, US Jun 16, 2018
Co-op Bachelors
Co-op Bachelors Langen, HE, DE Jun 15, 2018
Langen, HE, DE Jun 15, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Jun 14, 2018
Shanghai, 31, CN Jun 14, 2018