DESIGN ENGINEER

As a design engineer on our Design team, you will have the opportunity to work with one of our product divisions to develop our next generation of best-in-class silicon products. Opportunities exist in the areas of circuits, high-level logic, and mixed-signal devices.

Circuit Designer: As a circuit-level designer, you may have the opportunity to participate in any of the following: Specification, Design, Schematic Capture, and Layout of CMOS circuits, simulation with Spice and behavioral mixed-signal simulators, development of analog and mixed-signal IP chip development with industry-leading CAD tools

Logic Designer: As a logic designer you may have the opportunity to participate in any of the following: design of high-level logic functions using Verilog, use of Design Compiler to implement those functions, solving timing, power, and speed issues with industry-leading CAD tools.

Mixed-Signal Designer: As part of the Mixed-Signal Development and Verification team, you will learn mixed-signal verification flow and contribute to the development of Cypress’ leading-edge mixed signal products. And, as part of the Design Team, you will contribute to and be responsible for implementation and verification of key DFT logic modules. You will also contribute in various tasks spanning the entire design process.

Save Category as RSS Feed
Title Location Date Sort descending
Reset
Sr Staff Systems Engr
Sr Staff Systems Engr Hsinchui, HSQ, TW Aug 19, 2018
Hsinchui, HSQ, TW Aug 19, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Cork, C, IE Aug 19, 2018
Cork, C, IE Aug 19, 2018
Staff Elect Design Engr
Staff Elect Design Engr Shanghai, 31, CN Aug 19, 2018
Shanghai, 31, CN Aug 19, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Lynnwood, WA, US Aug 18, 2018
Lynnwood, WA, US Aug 18, 2018
Sr Prin Applications Engr
Sr Prin Applications Engr Ylamlly, IS, FI Aug 18, 2018
Ylamlly, IS, FI Aug 18, 2018
Sr Staff Elect Design Engr (STA, Synthesis)
Sr Staff Elect Design Engr (STA, Synthesis) Bangalore, KA, IN Aug 17, 2018
Bangalore, KA, IN Aug 17, 2018
PCB Layout Engr
PCB Layout Engr Chengdu, 51, CN Aug 17, 2018
Chengdu, 51, CN Aug 17, 2018
Staff Elect Design Engr (RTL, ASIC, Front End)
Staff Elect Design Engr (RTL, ASIC, Front End) Bangalore, KA, IN Aug 17, 2018
Bangalore, KA, IN Aug 17, 2018
Prin Elect Design Engr
Prin Elect Design Engr Bangalore, KA, IN Aug 17, 2018
Bangalore, KA, IN Aug 17, 2018
Staff Elect Design Engr
Staff Elect Design Engr Bangalore, KA, IN Aug 16, 2018
Bangalore, KA, IN Aug 16, 2018
Sr Tech Dev Engr
Sr Tech Dev Engr San Jose, CA, US Aug 15, 2018
San Jose, CA, US Aug 15, 2018
Elect Design Engr
Elect Design Engr Cork, C, IE Aug 14, 2018
Cork, C, IE Aug 14, 2018
Elect Design Engr
Elect Design Engr Cork, C, IE Aug 14, 2018
Cork, C, IE Aug 14, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Aug 14, 2018
Shanghai, 31, CN Aug 14, 2018
Physical Design Engineer - New College Graduate Austin, TX, US Aug 13, 2018
Senior Staff FPGA/SoC Design Engineer
Senior Staff FPGA/SoC Design Engineer Langen, HE, DE Aug 13, 2018
Langen, HE, DE Aug 13, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Aug 11, 2018
Shanghai, 31, CN Aug 11, 2018
Staff Elect Design Engr
Staff Elect Design Engr Bangalore, KA, IN Aug 11, 2018
Bangalore, KA, IN Aug 11, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Bangalore, KA, IN Aug 11, 2018
Bangalore, KA, IN Aug 11, 2018
Prin ASIC Design Engr
Prin ASIC Design Engr Tel Aviv, TA, IL Aug 10, 2018
Tel Aviv, TA, IL Aug 10, 2018
Sr MTS Elect Design Engr
Sr MTS Elect Design Engr San Jose, CA, US Aug 10, 2018
San Jose, CA, US Aug 10, 2018
Sr Product Engr
Sr Product Engr Bangalore, KA, IN Aug 10, 2018
Bangalore, KA, IN Aug 10, 2018
Sr MTS Architect
Sr MTS Architect San Jose, CA, US Aug 10, 2018
San Jose, CA, US Aug 10, 2018
Sr Prin Elect Design Engr
Sr Prin Elect Design Engr Dublin, D, IE Aug 9, 2018
Dublin, D, IE Aug 9, 2018
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr San Jose, CA, US Aug 7, 2018
San Jose, CA, US Aug 7, 2018