DESIGN ENGINEER

As a design engineer on our Design team, you will have the opportunity to work with one of our product divisions to develop our next generation of best-in-class silicon products. Opportunities exist in the areas of circuits, high-level logic, and mixed-signal devices.

Circuit Designer: As a circuit-level designer, you may have the opportunity to participate in any of the following: Specification, Design, Schematic Capture, and Layout of CMOS circuits, simulation with Spice and behavioral mixed-signal simulators, development of analog and mixed-signal IP chip development with industry-leading CAD tools

Logic Designer: As a logic designer you may have the opportunity to participate in any of the following: design of high-level logic functions using Verilog, use of Design Compiler to implement those functions, solving timing, power, and speed issues with industry-leading CAD tools.

Mixed-Signal Designer: As part of the Mixed-Signal Development and Verification team, you will learn mixed-signal verification flow and contribute to the development of Cypress’ leading-edge mixed signal products. And, as part of the Design Team, you will contribute to and be responsible for implementation and verification of key DFT logic modules. You will also contribute in various tasks spanning the entire design process.

Save Category as RSS Feed
Search results for "". Page 1 of 3, Results 1 to 25
Title Location Date Sort descending
Reset
Mandatory Internship / Pflichtpraktikum Design Engineering, Microcontroller Design Center Langen, HE, DE May 19, 2019
Mandatory Internship / Pflichtpraktikum Design Engineering (Security/Cryptography) Langen, HE, DE May 19, 2019
Sr Verification Engr
Sr Verification Engr San Jose, CA, US May 16, 2019
San Jose, CA, US May 16, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Bangalore, KA, IN May 16, 2019
Bangalore, KA, IN May 16, 2019
Sr Prin Elect Design Engr
Sr Prin Elect Design Engr Austin, TX, US May 15, 2019
Austin, TX, US May 15, 2019
Fellow
Fellow Austin, TX, US May 15, 2019
Austin, TX, US May 15, 2019
Staff System Validation Engr
Staff System Validation Engr Bangalore, KA, IN May 15, 2019
Bangalore, KA, IN May 15, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Kawasaki, 14, JP May 14, 2019
Kawasaki, 14, JP May 14, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Kawasaki, 14, JP May 14, 2019
Kawasaki, 14, JP May 14, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Bangalore, KA, IN May 14, 2019
Bangalore, KA, IN May 14, 2019
Elect Design Engr
Elect Design Engr Cork, C, IE May 13, 2019
Cork, C, IE May 13, 2019
Prin Elect Design Engr
Prin Elect Design Engr Dublin, D, IE May 13, 2019
Dublin, D, IE May 13, 2019
Sr Prin Systems Engr
Sr Prin Systems Engr Hsinchui, HSQ, TW May 12, 2019
Hsinchui, HSQ, TW May 12, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Bangalore, KA, IN May 11, 2019
Bangalore, KA, IN May 11, 2019
Electronic Design Engr
Electronic Design Engr Cork, D, IE May 11, 2019
Cork, D, IE May 11, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Bangalore, KA, IN May 11, 2019
Bangalore, KA, IN May 11, 2019
Sr Staff Elect Design Engr A
Sr Staff Elect Design Engr A Cork, C, IE May 11, 2019
Cork, C, IE May 11, 2019
Staff Applications Engr 1
Staff Applications Engr 1 Bangalore, KA, IN May 9, 2019
Bangalore, KA, IN May 9, 2019
Sr Elect Design Engr
Sr Elect Design Engr Dublin, D, IE May 8, 2019
Dublin, D, IE May 8, 2019
Sr Staff Elect Design Engr 1
Sr Staff Elect Design Engr 1 Bangalore, KA, IN May 8, 2019
Bangalore, KA, IN May 8, 2019
Principle Design Verification engg
Principle Design Verification engg Bangalore, KA, IN May 8, 2019
Bangalore, KA, IN May 8, 2019
Sr Staff Systems Engr
Sr Staff Systems Engr Hsinchui, HSQ, TW May 8, 2019
Hsinchui, HSQ, TW May 8, 2019
Sr Prin Elect Design Engr
Sr Prin Elect Design Engr Bangalore, KA, IN May 8, 2019
Bangalore, KA, IN May 8, 2019
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Dublin, D, IE May 8, 2019
Dublin, D, IE May 8, 2019
Staff System Validation Engr 1
Staff System Validation Engr 1 Bangalore, KA, IN May 8, 2019
Bangalore, KA, IN May 8, 2019