DESIGN ENGINEER

As a design engineer on our Design team, you will have the opportunity to work with one of our product divisions to develop our next generation of best-in-class silicon products. Opportunities exist in the areas of circuits, high-level logic, and mixed-signal devices.

Circuit Designer: As a circuit-level designer, you may have the opportunity to participate in any of the following: Specification, Design, Schematic Capture, and Layout of CMOS circuits, simulation with Spice and behavioral mixed-signal simulators, development of analog and mixed-signal IP chip development with industry-leading CAD tools

Logic Designer: As a logic designer you may have the opportunity to participate in any of the following: design of high-level logic functions using Verilog, use of Design Compiler to implement those functions, solving timing, power, and speed issues with industry-leading CAD tools.

Mixed-Signal Designer: As part of the Mixed-Signal Development and Verification team, you will learn mixed-signal verification flow and contribute to the development of Cypress’ leading-edge mixed signal products. And, as part of the Design Team, you will contribute to and be responsible for implementation and verification of key DFT logic modules. You will also contribute in various tasks spanning the entire design process.

 
Save Category as RSS Feed
Search results for "". Page 1 of 2, Results 1 to 25
Title Location Date Sort ascending
Reset
Staff System Validation Engr
Staff System Validation Engr Lviv, 46, UA Sep 24, 2020
Lviv, 46, UA Sep 24, 2020
Sr System Validation Engr
Sr System Validation Engr Lviv, 46, UA Sep 24, 2020
Lviv, 46, UA Sep 24, 2020
Sr System Validation Engr
Sr System Validation Engr Lviv, 46, UA Sep 24, 2020
Lviv, 46, UA Sep 24, 2020
Sr System Validation Engr
Sr System Validation Engr Lviv, 46, UA Sep 24, 2020
Lviv, 46, UA Sep 24, 2020
Sr Staff Elect Design Engr
Sr Staff Elect Design Engr Shanghai, 31, CN Sep 25, 2020
Shanghai, 31, CN Sep 25, 2020
Staff Systems Engr
Staff Systems Engr Bangalore, India, KA, IN Sep 26, 2020
Bangalore, India, KA, IN Sep 26, 2020
Prin System Validation Engr
Prin System Validation Engr Bangalore, India, KA, IN Sep 26, 2020
Bangalore, India, KA, IN Sep 26, 2020
Fellow
Fellow SAN JOSE, CA, US Sep 26, 2020
SAN JOSE, CA, US Sep 26, 2020
Sr MTS Architect
Sr MTS Architect SAN JOSE, CA, US Sep 26, 2020
SAN JOSE, CA, US Sep 26, 2020
Sr Prin Elect Design Engr
Sr Prin Elect Design Engr San Jose, CA, US Sep 27, 2020
San Jose, CA, US Sep 27, 2020
Sr Principal Systems Engineer
Sr Principal Systems Engineer Irvine, CA, US Oct 1, 2020
Irvine, CA, US Oct 1, 2020
Prin Digital Verification Engineer
Prin Digital Verification Engineer Dublin, D, IE Oct 1, 2020
Dublin, D, IE Oct 1, 2020
Principal RF Engineer
Principal RF Engineer Irvine, CA, US Oct 3, 2020
Irvine, CA, US Oct 3, 2020
Sr Mgr Design Engrg
Sr Mgr Design Engrg Penang, 07, MY Oct 3, 2020
Penang, 07, MY Oct 3, 2020
Sr MTS Elect Design Engr
Sr MTS Elect Design Engr Bangalore, KA, IN Oct 3, 2020
Bangalore, KA, IN Oct 3, 2020
Sr Staff Systems Engr
Sr Staff Systems Engr Penang, 07, MY Oct 4, 2020
Penang, 07, MY Oct 4, 2020
Sr Principal Verification Engineer
Sr Principal Verification Engineer San Jose, CA, US Oct 6, 2020
San Jose, CA, US Oct 6, 2020
Staff Elect Design Engr
Staff Elect Design Engr Bangalore, KA, IN Oct 6, 2020
Bangalore, KA, IN Oct 6, 2020
Staff Elect Design Engr
Staff Elect Design Engr Penang, 07, MY Oct 7, 2020
Penang, 07, MY Oct 7, 2020
Prin Mask Design Engr
Prin Mask Design Engr Penang, 07, MY Oct 7, 2020
Penang, 07, MY Oct 7, 2020
Prin Elect Design Engr
Prin Elect Design Engr Bangalore, KA, IN Oct 7, 2020
Bangalore, KA, IN Oct 7, 2020
Principal RF Engineer
Principal RF Engineer Irvine, CA, US Oct 10, 2020
Irvine, CA, US Oct 10, 2020
Sr Elect Design Engr
Sr Elect Design Engr Bangalore, KA, IN Oct 10, 2020
Bangalore, KA, IN Oct 10, 2020
Prin ASIC Design Engr 1
Prin ASIC Design Engr 1 Bangalore, KA, IN Oct 13, 2020
Bangalore, KA, IN Oct 13, 2020
Staff System Validation Engr 1
Staff System Validation Engr 1 Bangalore, India, KA, IN Oct 13, 2020
Bangalore, India, KA, IN Oct 13, 2020