Share this Job

Sr Prin Elect Design Engr

Apply now »

Date: Dec 5, 2020

Location: Austin, TX, US

Company: Cypress Semiconductor Corporation

Job ID

Requisition Id:- 24101

Job Description

The successful applicant will be responsible for the following tasks and driving verification for Cypress/Infineon’s MCUs and IoT processors:
•             Driving block/chip/system level test plan development and execution.
•             Working with ASIC designers and architects to produce thoroughly verified, robust SoCs, and ensuring subsystems and IPs are properly verified.
•             Overseeing verification for the IP/Chip/System and driving functional and code coverage closure.
•             Defining verification strategy (Constrained random, Formal, Directed etc.) for IP/Chip/System level verification.
•             Defining and implementing verification environment architecture and methodology development.
•             Actively participating in cross-functional collaboration with design, software and hardware teams across multiple design sites, to ensure a successful product delivery.
•             Mentor and guide junior engineers


Engineer must have following skills:
•             Proven track record of taking several chips in from product definition to production.
•             Proven track record of expertise in ASIC design and verification methodologies and flows.
•             Solid understanding of standard ASIC verification techniques, including:
•             Test plan development
•             Testbench creation
•             Code and Functional coverage
•             Directed and random stimulus generation
•             Assertions
•             Solid understanding of verification methodologies and one or more of the following standard testbench languages:
•             SystemVerilog (OVM/UVM)
•             C/C++, Perl/Python scripting
•             Verilog PLI
•             Proficient in object-oriented programming.
•             Experience in development of re-suable VIP
•             Experience in working with third party VIP
•             Experience with implementing constrained random verification methodology.
•             Good problem solving skills.
•             Knowledge of industry standards such as SPI, QSPI, USB, MIPI, Ethernet, etc is highly desired.
•             Strong written and verbal communication skills.
•             In addition, be self-motivated with the initiative to seek constant improvements in the verification methodologies.
•             The candidate must possess strong initiative, analytical/problem solving skills, team working skills, ability to multitask and be able to work within a diverse team environment.
•             Experience in Industry: 12+ years


Cypress is an Equal Employment Opportunity employer and does not discriminate in recruiting, hiring, training or promoting, on the basis of race, ethnicity, color, creed, religion, sex, sexual orientation, gender, gender identity, genetic information, national origin, physical or mental disability, pregnancy, medical condition, U.S. military or protected veteran status, union membership, or political affiliation.


Cypress Semiconductor does not accept unsolicited agency resumes. Please do not forward resumes to our jobs alias, Cypress Semiconductors employees or any other company location. Cypress Semiconductor is not responsible for any fees related to unsolicited resumes.

Nearest Major Market: Austin

Job Segment: Testing, Design Engineer, Technology, Engineering